Leakage current is a key factor in IC power consumption even in the active operating mode. We investigate the simultaneous optimization of gate size and threshold voltage to reduce leakage power. We assume a standardcell-based design flow where the available cell sizes and threshold voltages (V t 's) are given, and model the optimization as a mixed-integer linear programming (MLP) problem. In addition to the exact model, two faster approximate MLP models are proposed, along with CAD tools that generate the models automatically. We present experimental results which show that optimal designs derived from the exact MLP model can achieve the same performance as all-low-V t unit-size designs, but with only one third the leakage power. The approximate MLP models can be solved about 25 times faster than the optimal model with negligible errors. All the proposed models can be extended to take dynamic power and multiple supply voltages into consideration.
INTRODUCTION
The continuous shrinkage of IC feature size is enabling the integration of more and more devices on a single chip. The chip supply voltage is also being scaled down to reduce dynamic power consumption, which necessitates a decrease in the threshold voltage V t to ensure that performance targets can be reached. Smaller V t can cause an exponential increase in leakage power consumption, which may soon become the dominant factor in overall power consumption [10] . Dual threshold voltage assignment and gate sizing are two important gate-level techniques to reduce leakage power in both the standby [7] , [11] and active [9] , [12] operating modes.
Various sensitivity-based heuristic methods to minimize leakage or total power consumption have been proposed for adjusting design parameters such as cell size, threshold voltage and supply voltage [9] [11] [13] . The heuristic approaches, although showing good power reduction in some benchmark circuits, easily fall into local minima and cannot take full advantage of their design parameters.
Nguyen et al. [8] consider the minmization of total power consumption, given two V t 's. Their method first selects the low V t for all gates and runs a heuristic algorithm to size the gates. Then it uses a linear programming (LP) model to distribute slacks among the gates. Gate sizing and V t selection are performed to account for the slack distribution. This process is iterated until no further power reduction is possible. The heuristic nature of the sizing process makes the overall design approach of [8] non-optimal. In [12] , Srivastava considers tuning V t 's only. Threshold voltage assignment under delay constraints is modeled as an LP problem. It can hence assign V t 's optimally in terms of leakage power consumption, assuming that each gate can have a different threshold voltage. However, the available V t 's are usually determined by the process technology, and it is costly to use many V t levels.
In our work, we focus on sub-threshold leakage power optimization and take both threshold voltage and gate size into consideration during the optimization process. Furthermore, we accommodate a typical standard-cell-based design flow, where the available V t 's and gate sizes are pre-determined by a cell library. In the sequel, we assume two V t 's are available, namely, and . Unlike [8] and [12] , we directly model the leakage optimization problem under given delay constraints and construct an MLP model [4] , which considers both gate sizing and V t selection. If gate sizes are adjustable, the delay of a gate G depends on G's size and the sizes of gates driven by G. This complicates the modeling problem which, nevertheless, we can solve very efficiently. We present experiments with this model which show that the optimal designs have performance comparable to alldesigns 1 , but with about one-third the latter's leakage currents. In fact, the leakage power consumption is just a few percent higher than the lower bounds on leakage power, which are determined by the alldesigns. Furthermore, the optimal designs achieve about 14% higher performance with just half the 1 In the sequel, the cells referred to as all-low-V t and all-high-V t designs are assumed to be of unit size. leakage current of the allones. In addition, approximate MLP models are also proposed, which show significant speedup (25x) over the original MLP model, with minor increase in leakage current or delay. Our models can also be easily extended to consider total power consumption and multiple supply voltages [13] [1].
The remainder of this paper is as follows. We define our system model in Section 2. The exact and approximate MLP models for simultaneous selection of threshold voltages and gate sizes are described in Section 3. We present our experimental results in Section 4, and Section 5 concludes this paper.
SYSTEM MODEL
We start by describing the assumptions underlying our system model. We assume that there is a basic unit cell for each cell type in the given cell library, and use G to denote the unit cell with the same type as G. If U(G) represents the physical size of gate G, then we define the
, C p (G) and D(G) denote the resistance, leakage current, gate capacitance, source/ drain capacitance, and gate delay of G, respectively. Neglecting high-order effects, we assume the following.
We further assume an RC delay model where the gate delay D(G) is linear in the load capacitance C L [14] . Therefore, viewing a logic gate in terms of resistors and capacitors at the transistor level, as illustrated by Figure 1 , we have
where D p (G) is independent of cell size, and is called the parasitic delay of G. The second term of Equation (1) is linear in the load capacitance C L , and is referred to as load delay. To simplify the MLP model, we represent C L as a multiple of C 0 = C g (INV1), the gate capacitance of a unit inverter. Consequently, the delay D(G) can be expressed as
where 
Similarly, let = D l (G,0) and
The parasitic delay D p (G, V t (G)) is a constant for a given cell type and V t selection, and so is the load delay 
Because the switching time of a gate is just a small portion of a clock cycle, the gates stay in stable states and keep leaking for most of a cycle, even if they switch during the cycle. Hence we assume that leakage currents always exist in an active mode of operation. Let I l (G, I) be gate G's leakage current under input pattern I, and let P(G, I) be the probability that input pattern I is applied to G; this is usually referred to as the signal probability. 
The average leakage current I l (G) of G can be expressed as follows.
Taking threshold voltage V t (G) into consideration, we transform the above equation to
where = , and = − P(G, I) can be calculated using BDD-based [5] or simulation-based [2] approaches. We resort to the latter approach because of its simplicity. I l (G, I, i), where i = 0 or 1, can also be measured by running Hspice. Therefore,
is linear in S(G) and S(G) V t (G).
We now consider linearizing the multiplication and division functions C = B * A and C = B / A, where A, B, and C are non-negative variables. This linearization is key to the performance of our approach. Note that popular methods like piece-wise linear approximation cannot be directly used to linearize multiplication or division.
To tackle this problem, we propose a very efficient technique, which is similar to that used in [3] to formulate floorplan minimization as a convex programming problem. Here our goal is to approximate C with linear functions. Consider C = B / A. We define two variables a and b such that A = 2 a and B = 2
b-a . Piece-wise linearization can then be applied to this exponential function. We use the lines determined by points (k, 2 k ) and (k + 1, 2 k+1 ) for this purpose:
where k = Β 1 , Β 1 +1, ..., Β 2 , and Β 1 ≤ b − a ≤ Β 2 . These constraints are not exactly equivalent to C = B / A, as Figure 2 illustrates. However, we will show that the approximation is quite accurate, when we develop our MLP models in the next section. The same general approach can be used to linearize multiplication.
PROBLEM MODELING
Using the assumptions and the linearization techniques discussed in the preceding section, we now derive an exact MLP model for simultaneous V t selection and gate sizing. Several faster but approximate MLP models are then described.
We assume that two threshold voltages are available, and that the sizes of the library cells are powers of two, namely, 1, 2, 4, 8,..., . Note that this assumption on cell sizes is only used to simplify the discussion. We will generalize the cell sizes later.
Objective Function. We have derived the leakage current for a single gate in Equation (6) . Since our goal is to reduce the leakage current of a given circuit, we use the sum of all gate leakage currents as the objective function to be minimized: (8) Let SV(G) = S(G)V t (G). As noted earlier, the leakage function is linear in S(G) and SV(G). We will generate a set of linear constraints for S(G) and SV(G), respectively.
Constraints. The constraints of the MLP model fall into two classes: performance and linearization. The performance constraints guarantee that the size and threshold voltage for all gates meet the performance target. We replace any non-linear terms such as SV(G) = S(G)V t (G) appearing in the objective function and performance constraints with linear inequalities, which constitute the linearization constraints.
First consider the performance constraints. Let real variable T a (G) be the arrival time of G's output signal. For convenience, we insert a virtual gate in each primary input. To satisfy the overall circuit delay D max , we use constraints T a (G o ) ≤ D max , where G o is any gate driving a primary output, and T a (G I ) = 0 for all primary inputs G I . We then derive constraints to relate the arrival times of G's input signals to G's output signal. Consider the circuit fragment in Figure 3 , where G 1 has two inputs driven by G 2 and G 3 , and one output, which drives G 4 . The arrival time of G 1 's output signal satisfies Valid values of C given by Equation (15) where G' is any gate driving G 1 's inputs.
To make Equation (9) linear, we define new variables
Note that C g (G 4 )/C 0 only depends on the type of gate, and so can be calculated beforehand for all gate types in the library. Therefore, we can view Equation (9) as a linear expression with respect to SR(G 4 , G 1 ) and
To confirm the accuracy of the substitutions we made to linearize the objective function and performance constraints, we now analyze the linearization constraints.
We use the technique described in Section 2 to linearize SR(G i , G j ) = S(G i )/S(G j ). We define variable p(G) for each gate, where S(G) = 2 p(G) , and p(G) ∈ [0, p max ]. Therefore, we obtain
and approximate SR(G i , G j ) with the inequality
Note that SR(G i , G j ) will never be underestimated by the above linearization scheme when p(G i ) − p(G j ) is an integer; neither will G i 's delay. Consequently, the original performance target is still guaranteed after the linearization.
We also apply the foregoing linearization technique to calculating S(G) = 2 p(G) . Specifically, we use the inequalities
Similarly, S(G) is at least 2 p(G) when p(G) is an integer. Furthermore, since we are trying to minimize the objective function (8) , S(G) will be assigned the minimum possible value. We can hence conclude that S(G) = 2 p(G) in any valid solution. Consequently, we do not sacrifice any optimality by linearizing the objective function and performance constraints, provided the p(G)'s are integers.
The other set of equations to be linearized is 
With the additional constraints that the p(G)'s are integers in the range [0, p max ] and the V t (G)'s are binary, we end up with an MLP model for leakage minimization. Figure 3 . A circuit fragment It turns out that if we are willing to accept slight inaccuracies in the results, we can remove the restriction that the cell sizes are powers of two. To do this, we eliminate the constraints that the p(G)'s are integers and leave only the V t (G)'s as integer variables, which are binary in this specific case. Changing the variable types from integer to real significantly speeds up the solution of the MLP formulation. The resulting errors are very minor, as we will see from the experimental results.
for all gate G p(G)'s are integers and V t (G)'s are binary variables
Solving the modified MLP model, we obtain the V t (G)'s as binary numbers which are 1 for and 0 for , and the p(G)'s as real numbers. We then determine S(G) using various approximation approaches according to the cell sizes provided by the library. We consider two particular cell sizing scenarios here. In scenario one, we assume that the library supports cell sizes of any real number, and set cell size S(G) = 2 P(G) . The circuit produced by this scenario provides a lower bound on all possible gate sizes and V t assignments for the given circuit and delay constraints. We call this MLP model with unrestricted cell sizes the MLP-1 model. In scenario two, we assume that cell sizes are powers of two, and call the result the MLP-2 model. The cell size of gate G is chosen as S(G) = .
The MLP-2 model turns out to be a very good approximation to the original MLP-0 model with the assumption that the library cell sizes are powers of two.
EXPERIMENTAL RESULTS
We have developed a CAD tool to automatically generate our various MLP models, which are then solved using the commercial LP solver cplex [6] . The program first reads the circuit netlist and calculates signal probabilities by random simulation. Next, it traverses the netlist to generate the MLP models, using the cell library data we have measured beforehand. The automatically generated MLP models are written to a file that can be directly imported into cplex.
We have applied the proposed methods to a set of representative ISCAS and MCNC benchmark circuits. The circuits were synthesized using the Synopsys Design Compiler tool and a TSMC 0.18µm standard cell library. We assume the high V t 's for PMOS and NMOS are 0.44V and 0.50V, respectively. The low V t 's are 0.1V less than their high-V t counterparts. In addition, we ran 1,000 random patterns to calculate signal probabilities for the given circuits. 
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Since different cell libraries, threshold voltages and baseline circuits are used by different authors, it is hard to make direct comparisons with previous experimental results. We therefore generate a small set of design variants for comparison purposes. Here, we use three variants of each benchmark circuit, denoted A, B, and C. Circuit A is the allunit-size version. Circuit B is the allunit-size design. Circuit C is the case where the solution of the MLP-0 model determines the sizes and threshold voltages of the gates, whose overall delays are set to the same values as in form A.
The results of the experiments are presented in Figure 5 . For each circuit, we measure the leakage currents and delays occurring in all three circuit variants. The leakage current and delay ratios with respect to those of case A are also given.
The performance of the circuits generated by the MLP-0-based approach is quite similar to that of the A designs. However, their leakage currents are just one third of their A counterparts. The only exception is C432, whose leakage current is more than half of that of the corresponding A design. The reason is that this circuit is small, and we would need to enlarge the circuit or assign low V t 's to more of its gates to obtain the same speedup. Note that the B designs give lower bounds on the leakage currents of the given circuits. Therefore, the leakage currents of the MLP-0-based designs are very close to the minimum values.
We also applied the exact MLP-0 model to analyze leakage power vs. performance tradeoffs using C1908 as an example. We first calculated the delays of C1908 in forms A and B, denoted D A and D B , respectively. We then applied our MLP-0 model by setting the circuit , 6] . We solved these MLP models using cplex, and calculated the leakage current for each design variant with the calculated gate size and V t . The resulting leakage vs. performance curve is given in Figure 6 , where delays are normalized to D A . Note that the circuit with the longest delay is of form B. The data show that the optimal design can achieve the same performance as form A with far less leakage current. In fact, we can reduce the delay by another 14% with just half the leakage current of form A.
Finally, we constructed circuits using the approximate MLP models discussed in Section 3. For brevity, we refer to a circuit obtained using the MLP-1 model as variant D, while a circuit obtained using the MLP-2 model is denoted by E. The leakage currents and delays for the examined circuits in variants C, D, and E are presented in Figure 7 . The ratios of leakage currents and delays of the D and E designs to those of the C designs are also listed. In addition, the runtimes to solve the exact and approximate We also calculated the areas of all design variants, including the unit-size designs A and B, optimized designs C, D, and E. The area is given by the total transistor width (in microns). The results are shown in Figure 8 . Except for circuit C432, the overheads of all circuits in forms C, D, and E are within a few percent of one another. As argued previously, C432 is a small design, and we have to size up more of its gates to obtain the same speedup.
As discussed in the previous section, design variant D provides a lower bound for the circuits with all possible gate sizes and V t assignments under the given delay constraints. On the other hand, design variant C is the optimal solution if the library cell sizes are powers of two. Comparison between these two design types will hence disclose the effectiveness of supporting a library with relatively few cell sizes such as powers of two. In fact, compared with the D designs, the errors in both leakage current and delay of the C designs are less than 1%.We conclude that libraries with power-of-two cell sizes usually suffice for good performance-leakage tradeoffs. Moreover, comparison of the leakage currents and delays of the E and C designs shows that the E design produced by the MLP-2 model is a very good approximation to the C case, since the differences in both leakage current and delay are within 1%, except for the smallest circuit C432. In addition, solving the approximate MLP models is about 25 times faster than solving the original, exact MLP model. We therefore conclude that the MLP-2 model is an efficient and accurate replacement for the exact MPL-0 model, and is able to handle much larger circuits.
CONCLUSIONS
We have presented a mixed linear programming method to simultaneously choose threshold voltages and gate sizes optimally in order to minimize leakage power. The exact MLP model is made possible by a novel way of linearizing gate delay functions. Approximate MLP models are also proposed, which are much easier to solve. Two particular approximate MLP models with different gate sizing scenarios have been investigated. The MLP-1 model places no restrictions on library cell sizes and provides a lower bound for all possible gate sizes and V t assignments under the given delay constraints. On the other hand, the simplified MLP-2 model approximates the exact MLP-0 model very well.
Our experimental results show that optimal MLP-0-based designs have the same performance as the alldesigns, with around one third the latter's leakage power. Furthermore, the leakage of the MLP-0 designs is only a few percent higher than that of the alldesigns, which have the smallest leakage of all possible designs. The performance of the optimal designs can be pushed even higher without incurring significant leakage current penalty. As illustrated by our experiments, the optimal design of C1908 has 14% higher performance than the allone, with only half the leakage current. The bounds provided by the MLP-1 model indicate the sufficiency of employing the MLP approach with power-of-two cell sizes only. In addition, use of the MLP-2 model leads to significant speedup (25x), with negligible loss of optimality.
Both the exact and approximate MLP models can be easily extended to consider both total power consumption and multiple supply voltages. Furthermore, the approximate MLP models scale well and can be used with much larger circuits.
